![]() |
ARITHOS DESIGNS |
The viterbi algorithm is to Sequence estimation what the FFT is to convolution. - Darry Morrell |
| -dsp Simplified |
| Home | Design | Training | Feedback | About Us | Contact Us | Links | ||
|
Industry and academia do not go hand in hand. Industry runs at a much faster pace and some of ourengineering colleges are yet to revise their syllabus to meet the industry demands. There is a lot of demand and requirement for design engineers in the field of VLSI. Even in the front end design there are specific needs like algorithm designer, micro-architecture and macro-architecture designer, C and matlab modelling, system modelling expert and analyst, RTL coding, simulations and design verification. Once a student graduates from college, he has theory knowledge, but what he lacks is how to apply his knowledge to solve certain problems. Industry always look for people who can be productive from day one, and hence they look for people who have acquired certain skills upfront. This becomes an added advantage to students when they sit for the interview. Arithos Designs as a training provider will help these students acquire practical skills, which is more suited towards industrial needs. Arithos designs (Founder member & CEO) has worked in the industry for 12 years, and is well versed with the current trends and requirements of the semiconductor industry. At Arithos we will teach students how to think about a problem, how to model it, code it and actually see it working in the lab. Along with this he will also learn many skills like how to work in a team, how to do effective communication, and how to prepare himself/herself for technical interviews. After training, placement assistance would be provided to candidates. Based on the performance and interview, candidates may also be selected to work for Arithos Designs "Our success lies in your success" | ||
|
We provide Corporate/Individual training in the following areas of Front-end VLSI Design. Digital Signal Processing Digital Image/Video Processing Matlab / Simulink Circuit Simulation using Spice Digital / Logic Design Verilog Coding and Simulations Optimum Training Batch Size = 20 Students. Short Projects would be done towards the end of the Training Session. We also conduct short duration courses and workshops. To request training brochure send mail to bharat@arithos.com Keep visiting our "Links" section for more useful information related to Digital Signal Processing. | ||
| Copyright © 2007 Arithos Designs. All rights reserved. | ||